H eterogeneous wireless networks, where diverse types of communication standards are expected to coexist, call for flexible multistandard radio (MSR) systems to replace traditional single-standard ones. For example, according to the Third Generation Partnership Project (3GPP), an MSR base station is a "base station characterized by the ability of its receiver and transmitter to process two or more carriers in common active radio frequency (RF) components simultaneously in a declared RF bandwidth, where at least one carrier is of a different radio access technology (RAT) than the other carrier(s)."
In this context, the challenge of the Software-Defined Radio (SDR) and Digital Signal Processing (DSP)
S T U D E N T D E S I G N C O M P E T I T I O N W I N N E R S o f t w a r e D e f i n e d R a d i o a n d D i g i t a l S i g n a l P r o c e s s i n g
Student Competition at the 2012 IEEE MTT-S International Microwave Symposium (IMS2012) was an extensive implementation on a breadboard or development board that not only contained one or more programmable devices, but also had front-end analog RF circuitry, an analog-todigital converter (ADC), and some form of analog output. This output could be either on the board or within an accompanying computer that included SDR software producing an analog output from that computer.
The mixed-signal multimode radio development platform presented in this article was, therefore, developed to allow for the synthesis and generation of multimode signals, the acquisition and analysis of the received signals, the synthesis of two programmable and phase-coherent continuous waves, and the application of advanced DSP algorithms, namely digital predistortion (DPD) techniques to enhance the radio system performance. These functionalities are controlled and monitored using a dashboard developed in MATLAB.
The system hardware consists of several components: a field-programmable gate array (FPGA), which allows reprogrammability of the baseband transceiver and the execution of the DSP algorithms; a signal conversion stage for analog-to-digital conversion and vice versa; an RF front-end for filtering, frequency translation, and signal amplification and attenuation; and a host computer (PC) to control the hardware and software. This platform can be considered a proof-of-concept prototype of a multiband transceiver, since it was designed accounting for the challenges associated with real hardware, such as limited resources and the lack of floating-point arithmetic.
In this article, a multimode transmitter and feedback receiver implementation are presented, the feedback frequency response correction is described, a circuit of a programmable and phase-coherent synthesizer is outlined, and the developed signal processing algorithms and dashboard are detailed.
Multimode Transmitter and Feedback Implementation
The combination of a MATLAB dashboard linked with an FPGA, a flexible RF transmitter, and feedback allow for the generation and acquisition of multimode signals. The transmitter and feedback are implemented using Analog Devices' mixed-signal digital predistortion system board (MSDPD), the function of which is summarized in Figure  1 . A 983.04 mega samples per second (MSPS) 16-bit dual digital-to-analog converter (DAC) is used to convert the digital in-phase (I) and quadrature (Q) components into analog waveform components, which are subsequently up-converted to RF and filtered before being fed through a variable gain amplifier (VGA).
The feedback path implements the reverse procedure. A sample of the transmitter/power amplifier (PA) output signal is filtered, down-converted to an intermediate frequency (IF), passed through a VGA, and subsequently digitized through a 245.76 MSPS ADC. Various parameters of the transmitter and feedback paths, such as bandwidth and transmitter and feedback gains, can be adjusted based on the desired mode of operation via a USB link with the MATLAB dashboard.
As shown in Figure 1 , a PA may also be connected to the output of the transmitter. Such a setup allows for a realistic testing environment of different DPD schemes.
While the MSDPD comprises the analog side of the system, an FPGA provides the link between the transceiver and the MATLAB dashboard, as shown in Figure  2 . The dashboard uses a Joint Test Action Group (JTAG) interface to program and configure the FPGA, based on the desired preprocessing needs, as well as upload waveforms to be synthesized and download waveforms that are received.
The FPGA generates the I and Q components of the signal, digitally predistorts these components according to the programmed scheme, and uploads them to the transceiver via Altera's high-speed mezzanine connector (HSMC). Waveforms received from the feedback's ADC are digitally demodulated from an IF to recover their I and Q components. The received waveforms are then made available to the MATLAB dashboard for viewing and further post-processing.
Feedback Frequency Response Correction
For a successful operation of the feedback path, a calibration of its frequency response is required. Wisell and Händel [1] proposed a method to de-embed the transmitter and receiver amplitude frequency ripples in order to correct separately for them. This technique stimulates the receiver with multitones with known initial phases and uniform frequency spacing. Three different measurements were performed to extract the frequency response of the transmitter and the receiver. First, data were collected where the transmitter and feedback receiver carrier frequencies were the same. For the second and third measurements, data were collected when the transmitter carrier frequency was kept fixed and the feedback receiver carrier frequency was shifted positively and negatively, respectively, with a value equal to the tone spacing. All the data recorded were used to separately determine the transmitter and the receiver ripples [1] .
For the proposed mixed-signal multimode radio hardware, the amplitude ripple of the transmitter was about !0.1 dB, which is considered insignificant. However, the amplitude ripple of the feedback receiver was significant, about !1.3 dB, as shown in Figure 3 .
A vector correction was applied to compensate for the feedback imperfection, while the transmitter response was left as is. A finite impulse response (FIR) filter was introduced to post-distort the feedback's output waveforms. Figure 3 shows the frequency response of the feedback before and after correction. This correction provided an improvement of more than 1 dB, allowing for a flatter frequency response of the feedback over a 90-MHz span.
Reprogrammable and Phase-Coherent Synthesizer
To extend the flexibility of the RF transmitter, a reprogrammable and phase-coherent synthesizer was designed. This component is used to separately control the local oscillator (LO) frequency of the transmitter and the feedback, or to synthesize two phasecoherent sine waves to serve as two LOs in a dual-band transmitter topology. The proposed frequency synthesizer block diagram is presented in Figure 4 . The first phase-locked loop (PLL) is used as a reference clock for the direct digital synthesizer (DDS) with a value of 500 MHz, which is the maximum frequency of the DDS used. Each DDS channel pair was chosen to have a phase shift of 90° to feed the I/Q modulator as an IF component, which is used to offset the frequency of the LO set by the second PLL. The PLL and the I/Q modulator used to design the frequency synthesizer are wideband components to allow for greater flexibility of the output frequency.
The design is based on Hartley modulator architecture, which helps to remove one side of the generated bands after frequency conversion. This allows versatility by making side-band elimination independent of frequency, which would not be possible with conventional filtering. As can be seen in Figure 4 , only the upper side-band component is kept for the first modulator, as opposed to the second modulator, where only the lower side band is kept. Hence, the two output frequencies can be separated by twice the maximum frequency of the DDS, which is 200 MHz (for a 400 MHz separation).
Since the DDS channels are synchronized and fed by the same reference clock, their output is naturally phase coherent. Also, after multiplying them by the same LO, the final outputs are also phase coherent.
The synthesizer was validated through measurements, which showed that, with fine changes in the DDS output channel phase and magnitude, the lower side band was suppressed by 50 dB, and only one side was kept.
Digital Signal Processing: Digital Predistortion
One particular application of the proposed mixedsignal multimode radio hardware is the linearization of nonlinear PAs using DPD. In this section, the lookup table (LUT), memoryless polynomial, and memory polynomial (MP) DPD models and their FPGA implementations are discussed. 
Look-Up Table DPD Implementation
The LUT is a memoryless model that describes a nonlinear system used in the form of gain response for vdifferent input powers, as shown in Figure 5 . For the proposed platform, the LUT entries are coded using 18 bits of fixed-point representation: one sign bit, two decimal bits, and 15 fractional bits. This representation covers a typical PA gain compression (up to 3-4 dB).
To access the LUT gain values, an address is coded in 16 bits for each entry, which represents the power of the input signal. Thus, the total number of entries of the LUT is equal to 2 16 , allowing an excellent resolution of the gain characteristics versus input power. After finding the gain values of a particular input waveform, its multiplication with the predistorted gain results in only the 18 most significant bits (MSB).
Finally, before uploading the waveform to the transmitter, the predistorted waveform components are normalized by a factor of a to accommodate the 16 fractional signed bits required at the input of the DAC. The factor a is calculated as:
where G R and G I are the real and imaginary gains of the peak input power, respectively.
Memoryless Polynomial DPD Implementation
Unlike LUTs, memoryless polynomials do not require a large memory size to store different gains for different input signal powers to accurately approximate the predistorted function. The memoryless polynomial model maps an input signal to a predistorted one using only a small number of coefficients as shown in (2):
where a i represents complex coefficients, x(n) and y(n) are the discretized input and output signals, respectively, and N is the nonlinearity order. The memoryless polynomial model is a good alternative to LUT models with very few numbers of coefficients. However, one major problem of the memoryless polynomial implementation in fixed point arithmetic, such as in an FPGA, is that preservation of the resolution is not trivial, as in the LUT case. Since every multiplication in (2) doubles the number of required bits to preserve the initial resolution, as N gets higher, the required number of bits to preserve the computation resolution gets very large. A new reformulation was proposed in [2] in order to overcome this problem.
The identification of the coefficients of (2) is performed using samples of the input and output signals of the device under test (DUT) and the least square error (LSE) algorithm. Usually, a high-order polynomial is required to fit the input and output signals of the DUT with good accuracy. This leads to a high accumulative error inside the FPGA if the polynomial is implemented as shown in (2) .
The issue of successive multiplication of the absolute value of the input is tackled using Horner's rule with a reformulation of (2) as shown in (3). The formulation in (3) limits the number of consecutive multiplications to a maximum of two, leading to a reduced number of bits at the output of the memoryless polynomial to preserve the precision of the computation. Figure 6 shows a block diagram of the equivalent memoryless polynomial (4) inside the FPGA. It is clear that a replica of one common block is needed to implement the full memoryless model of (4) with the exception of the last block. These manipulations allow for a reduced number of bits required for the implementation of (2), while keeping a high accuracy in its computation.
Memory Polynomial Implementation
The MP implemented is expressed in (5) as follows:
where x(n) and y(n) are the complex envelope signals at the input and output, respectively; M is the memory depth; N is the highest polynomial order of the model; Figure 5 . An LUT DPD structure.
and, a i,j represents the ith polynomial coefficients of the jth branch.
The implementation of this model is based on the memoryless polynomial structure. Each branch of the MP has a polynomial implemented as described in the previous section. Figure 7 shows a block diagram of the implemented model. The memory depth is fixed at five and the highest polynomial order is nine in (5). The first branch represents the memoryless polynomial, and a delay is introduced before each of the other branches in order to construct the MP model.
Measurement Results
To validate the implemented DPDs, measurements were conducted using a 250-W Doherty PA driven by two signals: one-carrier and two-carrier wideband code division multiple access (WCDMA) signals, with respective peak-to-average-power ratios (PAPRs) equal to 7.2 dB and 7.4 dB. The PA was operated at an average power equal to 45.7 dBm (1.5 dB backoff), resulting in a 2-dB compression.
For an accurate evaluation of the DPD performance, the PA output spectra were collected using Agilent's PXA signal analyzer. The evaluation of the proposed closedloop DPDs were performed using the adjacent channel leakage ratio (ACLR) and error vector magnitude (EVM) criteria. The LUT and memoryless polynomial models were tested using a one-carrier WCDMA signal, as these models do not correct for PA memory effects.
The power spectrum densities (PSDs) of the results obtained before and after DPD linearization are illustrated in Figure 8 , which displays improvements to the ACLRs of the linearized PA using the LUT and memoryless polynomial models. In fact, the ACLR is reduced by almost 20 dB, as shown in Table 1 .
The MP implementation was tested using a wideband signal, which implies higher memory effects: a two-carrier WCDMA signal separated by 10 MHz. From Figure 9 , it is clear that the spectrum regrowth caused by the nonlinearity of the DUT was reduced considerably. Table 2 shows an improvement of more than 20 dB in the ACLR.
To further evaluate the linearization performances, the EVMs were computed before and after linearization. Tables 1 and 2 show an EVM enhancement of 26 dB for the LUT model, 23 dB for the memoryless polynomial model and 20 dB for the MP model. 1 Kx K a n /a n -1 a n -1 /a n -2 a 2 /a 1 
Mixed-Signal Multimode Dashboard
The mixed-signal multimode dashboard is a multifunctional and evolving interface that allows for seamless control of the platform and execution of the required preprocessing and post-processing algorithms. These algorithms can be implemented in the software (MATLAB) or on the hardware (FPGA) or can be a combination of the two.
The dashboard has a built-in computer-based graphical user interface (GUI) through which the user can control lab equipment or an FPGA development kit. For example, Figure 10 illustrates the dashboard developed for the purpose of an implementation of a DPD module. This module of the GUI performs the different steps required for automatically characterizing and linearizing an RF PA.
The dashboard guides the user through the steps of uploading the signal, controlling and monitoring the relevant equipment, choosing the model parameters and so forth. As such, the software provides the tools and signal processing algorithms necessary for
• signal timing analysis: delay adjustment, offset alignment, etc.
• signal predistortion: computation of DPD coefficients for a variety of DPD schemes and creation of the predistorted waveform • data post-processing: calculation of EVM and ACLR, among others. On the hardware side, the dashboard is directly linked to an Altera Stratix IV FPGA, on which various DPD schemes are hardware implemented. These DPD schemes include MP, memoryless polynomial, and LUT DPD. The FPGA development board feeds Analog Devices' MSDPD, which provides the necessary bridge between the high-speed digital and analog sides.
The control and programming of the FPGA are done through a JTAG interface, allowing the user to load and download waveforms, program DPD implementations, etc. On the analog front-end, the dashboard is used to modify and fine-tune various parameters.
Conclusion
In this article, a multimode radio development platform has been presented. The designed hardware (i.e., the transmitter, feedback receiver, and frequency synthesizer) and software (i.e., the dashboard and signal processing tools) have been discussed in detail. This development platform was the winning SDR and DSP entry at the IMS2012 Student Design Competition. 
